WHAT IS CLAIMED IS:

1Sub AI

4

5

6

7 []

(A) ---- (B)

ļ, <u>4</u>

IO

11

12 13

13

Ü

15

16

17

18

19

20

21

1. A data processor comprising:

an instruction execution pipeline comprising N processing

3 stages; and

an instruction issue unit capable of fetching into said instruction execution pipeline instructions fetched from an instruction cache associated with said data processor, each of said fetched instructions comprising from one to S syllables, said instruction issue unit comprising;

a first buffer comprising S storage locations capable of receiving and storing said one to S syllables associated with said fetched instructions, each of said S storage locations capable of storing one of said one to S syllables of each fetched instruction;

a second buffer comprising S storage locations capable of receiving and storing said one to S syllables associated with said fetched instructions each of said S storage locations capable of storing one of said one to S syllables of each fetched instruction; and

a controller capable of determining if a first one of said S storage locations in said first buffer is full, wherein said controller, in response to a determination that

22	A)
23	
24	

1

to the manufacture of the manufacture of the same of t

| <u>4</u>

2

said first one of said S storage locations is full, causes a corresponding syllable in an incoming fetched instruction to be stored in a corresponding one of said S storage locations in said second buffer.

- 1 2. The data processor as set forth in Claim 1 wherein S=4.
 - 3. The data processor as set forth in Claim 1 wherein S=8.
 - 4. The data processor as set forth in Claim 1 wherein S is a multiple of four.
 - 5. The data processor as set forth in Claim 1 wherein each of said one to S syllables comprises 32 bits.
 - 6. The data processor as set forth in Claim 1 wherein each of said one to S syllables comprises 16 bits.
- 7. The data processor as set forth in Claim 1 wherein each of said one to S syllables comprises 64 bits.

instruction execution pipeline.

controller is capable of determining when all of the syllables in one of said fetched instructions are present in said first buffer, wherein said controller, in response to a determination that said all of said syllables are present, causes said all of said syllables to be transferred from said first buffer to said

7

13

, 4

2:

5

1,]

[]

9

1 A1

9. The data processor as set forth in Claim 8 wherein said controller is capable of determining if a syllable in said first one of said S storage locations in said first buffer has been transferred from said first buffer to said instruction pipeline, wherein said controller, in response to a determination that said first one of said S storage locations has been transferred, causes said corresponding syllable stored in said corresponding one of said S storage locations in said second buffer to be transferred to said first one of said S storage locations in said first buffer.

The data processor as set forth in Claim 1 wherein said

Last that had been been the transfer to the feet of the transfer that had been the

10. The data processor as set forth in Claim 9 further comprising a switching circuit controlled by said controller and operable to transfer syllables from said second buffer to said first buffer.

PATENT

ATTY. DOCKET NO. 00-BN-067

21

22

1	11. A processing system comprising:
2	a data processor;
3	a memory coupled to said data processor;
4	a plurality of memory-mapped peripheral circuits coupled
5	to said data processor for performing selected functions in
6	association with said data processor, wherein said data processor
7	comprises:
8	an instruction execution pipeline comprising N
	processing stages; and
10	an instruction issue unit capable of fetching into
#100 11 11 11 11 11 11 11 11 11 11 11 11	said instruction execution pipeline instructions fetched from
12	an instruction cache associated with said data processor, each
 1.3	of said fetched instructions comprising from one to S
1.4	syllables, said instruction issue unit comprising;
	a first buffer comprising S storage locations
[] 16	capable of receiving and storing said one to S syllables
17	associated with said fetched instructions, each of said
18	S storage locations capable of storing one of said one to
19	S syllables of each fetched instruction;
20	a second buffer comprising S storage locations

capable of receiving and storing said one $t \geq S$ syllables

associated with said fetched instructions, each of said

24 25 26 27 28 29 30 $\sum_{i=1}^n \frac{1}{n^{n-1}} \prod_{i=1}^n \frac{1}{n^{n-1}} \prod_{i$

S=4.

S storage locations capable of storing one of said one to S syllables of each fetched instruction; and

a controller capable of determining if a first one of said S storage locations in said first buffer is full, wherein said controller, in response to a determination that said first one of said S storage locations is full, causes a corresponding syllable in an incoming fetched instruction to be stored in a corresponding one of said S storage locations in said second buffer.

- 12. The processing system as set forth in Claim 11 wherein
- 13. The processing system as set forth in Claim 11 wherein S=8.
- 1 14. The processing system as set forth in Claim 11 wherein S 2 is a multiple of four.

2

[2

١, ١

: 3

14 15

- 1 15. The processing system as set forth in Claim 11 wherein each of said one to S syllables comprises 32 bits.
- 1 16. The processing system as set forth in Claim 11 wherein 2 each of said one to S syllables comprises 16 bits.
 - 17. The processing system as set forth in Claim 11 wherein each of said one to S syllables comprises 64 bits.
 - 18. The processing system as set forth in Claim 11 wherein said controller is capable of determining when all of the syllables in one of said fetched instructions are present in said first buffer, wherein said controller, in response to a determination that said all of said syllables are present, causes said all of said syllables to be transferred from said first buffer to said instruction execution pipeline.

19. The processing system as set forth in Claim 18 wherein said controller is capable of determining if a syllable in said first one of said S storage locations in said first buffer has been transferred from said first buffer to said instruction pipeline, wherein said controller, in response to a determination that said first one of said S storage locations has been transferred, causes said corresponding syllable stored in said corresponding one of said S storage locations in said second buffer to be transferred to said first one of said S storage locations in said first buffer.

The processing system as set forth in Claim 19 further comprising a switching circuit controlled by said controller and operable to transfer syllables from said second buffer to said first buffer.

PATENT

ATTY. DOCKET NO. 00-BN-067

7

8

[] 16

17

18

19

21. For use in a data processor comprising an instruction execution pipeline comprising N processing stages, a method of fetching into the instruction execution pipeline instructions fetched from an instruction cache associated with the data processor, each of the fetched instructions comprising from one to S syllables, the method of fetching comprising the steps of:

storing in a first buffer comprising S storage locations the one to S syllables associated with the fetched instructions, each of the S storage locations capable of storing one of the one to S syllables of each fetched instruction;

determining if a first one of the S storage locations in the first buffer is full; and

in response to a determination that the first one of the S storage locations is full, storing a corresponding syllable in an incoming fetched instruction in a corresponding one of S storage locations in a second buffer, wherein the second buffer comprises S storage locations, each of the S storage locations in the second buffer capable of storing one of the one to S syllables of each fetched instruction.

- 1 A 22. The method as set forth in Claim 21 wherein S is a 2 multiple of four.
- 23. The method as set forth in Claim 21 wherein each of the one to S syllables comprises one of: a) 16 bits, b) 32 bits, and c) 64 bits.
 - 24. The method as set forth in Claim 21 further comprising the steps of:

determining when all of the syllables in one of the fetched instructions are present in the first buffer; and

in response to a determination that all of the syllables are present, transferring all of the syllables from the first buffer to the instruction execution pipeline.

PATENT

ATTY. DOCKET NO. 00-BN-067

3

4

5

6

7

8

1 X	\	25.	The	method	as	set	forth	in	Claim	24	further	comprising
2	the	steps	of:									

determining if a syllable in the first one of the S storage locations in the first buffer has been transferred from the first buffer to the instruction pipeline; and

in response to a determination that the first one of the S storage locations has been transferred, transferring the corresponding syllable stored in the corresponding one of the S storage locations in the second buffer to the first one of the S storage locations in the first buffer.